

TV VERTICAL DEFLECTION BOOSTER


- POWER AMPLIFIER
- FLYBACK GENERATOR
- THERMAL PROTECTION
- REFERENCE VOLTAGE

DESCRIPTION


Designed for monitors and high performance TVs, the TDA8178S vertical deflection booster delivers flyback voltages up to 90V.

The TDA8178S operates with supplies up to 42V and provides up to 2App output current to drive to yoke.

The TDA8178S is offered in HEPTAWATT package




PIN CONNECTIONS



8178S-01.EPS


TDA8178S

BLOCK DIAGRAM



8178S-02.EPS

APPLICATION CIRCUIT ($V_s = 42V$)



8178S-03.EPS

Note : For values see "Easy Design of Vertical Deflection Stages" (software available from our sales offices)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _S	Supply Voltage (pin 2)	50	V
V ₅ , V ₆	Flyback Peak Voltage	100	V
V ₁ , V ₇	Amplifier Input Voltage	+ V _S	
I _O	Output Peak Current	2 2 1.8	A
I ₃	Pin 3 DC at V ₅ < V ₂ Pin 3 Peak Flyback Current at f = 50 or 60Hz, t _{fly} ≤ 1.5ms	100 1.8	mA A
P _{tot}	Total Power Dissipation at T _C = 70°C	20	W
T _{stg}	Storage Temperature	- 40, + 150	°C
T _j	Junction Temperature	0, +150	°C

8178S-01.TBL

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Junction-case Thermal Resistance	Max. 3	°C/W

8178S-02.TBL

ELECTRICAL CHARACTERISTICS

(V_S = 42V, T_A = 25°C, unless otherwise specified) (refer to the test circuits - see Figure 1 next page)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _S	Operating Supply Voltage Range		10		42	V
I ₂	Pin 2 Quiescent Current	I ₃ = 0 I ₅ = 0		10	20	mA
I ₆	Pin 6 Quiescent Current	I ₃ = 0 I ₅ = 0		20	40	mA
I ₁	Amplifier Bias Current	V ₁ = 1V		- 0.2	- 1	µA
V _{3L}	Pin 3 Saturation to GND	I ₃ = 20mA		1.3	1.8	V
V ₅	Quiescent Output Voltage	V _S = 42V R _a = 3.9kΩ V _S = 35V R _a = 5.6kΩ	23.4 17	24.2 17.8	25 18.5	V
V _{5L}	Output Saturation Voltage to GND	I ₅ = 1A		1.2	1.5	V
V _{5H}	Output Saturation Voltage to Supply	- I ₅ = 1A		2.2	2.6	V
V _{D5-6}	Diode Forward Voltage between Pins 5-6	I _D = 1A		1.5	3	V
V _{D3-2}	Diode Forward Voltage between Pins 3-2	I _D = 1A		1.5	3	V
V ₇	Internal Reference		2.1	2.2	2.3	V
ΔV ₇ /ΔV _S	Reference Voltage Drift versus V _S	V _S = 24 to 42V		2	4	mV/V
K _T	Reference Voltage Drift versus T _j	T _j = 0 to 125°C $K_T = \frac{\Delta V_7 \cdot 10^6}{\Delta T_j \cdot V_7}$		100	150	ppm/°C
R ₁	Input Resistance			200		kΩ
T _j	Junction Temperature for Thermal Shutdown			140		°C

8178S-03.TBL

TDA8178S

FIGURE 1 : DC Test Circuits

Figure 1a : Measurement of I_1 , I_2 , I_6 , V_7 , $\Delta V_7/\Delta V_S$




Figure 1b : Measurement of V_{5H}




Figure 1c : Measurement of V_{3L} , V_{5L}




Figure 1d : Measurement of V_5





Figure 2 : SOA of Each Output Power Transistor at $T_A = 25^\circ\text{C}$



8178S-08.EPS

